## E-mu Systems, Inc.

applied magic for the arts

## **EMULATOR II**

**SCHEMATICS** 

© 1985 E-mu Systems Inc. Enhanced by The Emulator Archive 2000 www.emulatorarchive.com

## **EMULATOR II SCHEMATICS**

CPU BOARD Scanner CPU Main CPU Disk Interface Serial Interfaces Microcontroller RAM Timing RAM Address Control RAM Buffering Dynamic RAM Clocks and Reset Power and Connectors Piggyback Memory	7 - 6 7 - 10 7 - 15 7 - 16 7 - 17 7 - 23 7 - 24 7 - 25 7 - 26 7 - 30 7 - 31 7 - 32
OUTPUT BOARD Sample/Hold Timers Filter Select Input Analog SAR Channels 0 - 7 Mixer Connectors and Power	7 - 39 7 - 40 7 - 41 7 - 42 7 - 43 7 - 44 7 - 52 7 - 53
Keyboard Power Supply	7 - 54

(C) 1985, E-mu Systems, Inc., Santa Cruz, Ca. All rights reserved.









































































































